nowfound

Life & fun · May 2, 2017

RP

R8 Processor

R8 Processor launched on May 2, 2017 with 96 votes, #478 of 3,229 launches that month and more than 95% of that year's launches. The site was still online in September 2026, 9 years on.

Visit hasaranga.com ↗R8 Processor alternativestop 15% of May 2017

In plain words

R8 Processor is an experimental 8-bit CISC processor designed in Verilog using behavioral modeling. The hardware has been synthesized and tested on Altera FPGAs, specifically the WXEDA v2 and WaveShare Core EP4CE6 boards. It is intended for engineers and hobbyists interested in processor design and FPGA implementation. The project provides access to CPU source code and full system files for the WXEDA v2 board through Quartus Prime, released under the MIT license.

written from the facts on this page · September 2026

From the sources

R8 is an experimental 8bit cisc processor which is written using verilog. The verilog design uses behaviour modeling. Hardware was synthesized on Altera FPGA (WXEDA v2 Board and WaveShare Core EP4CE6 Board). (Following files are released under the MIT license .) Download CPU Source Full System For WXEDA v2 Board (Quartus Prime Projectfrom hasaranga.com

Does a similar job

all alternatives →
  • Verilog2factorio2021 · github.com · ▲313

    This project will compile verilog (a hardware description language) into factorio blueprints. - Redcrafter/verilog2factorio

  • My x86 emulator written in JavaScript2013 · copy.sh · ▲765

    Run KolibriOS, Linux or Windows 98 in your browser

  • CHIP-8 console implemented in FPGA2018 · github.com · ▲120

    CHIP-8 console on FPGA. Contribute to pwmarcz/fpga-chip8 development by creating an account on GitHub.

  • 8-bit CPU simulator in C2020 · github.com · ▲67

    A digital logic simulation written in C. Contribute to rzscheck/logic development by creating an account on GitHub.

  • RISC-V core written in 600 lines of C892023 · github.com · ▲190

    32-bit RISC-V CPU in ~800 lines of C89. Contribute to mnurzia/rv development by creating an account on GitHub.

  • A nibble-oriented CPU in Verilog to build a scientific calculatorMay 2026 · github.com · ▲119

    The core question: how did HP's scientific calculators actually work at the gate level? That rabbit hole led to building one from scratch. The architectural decision everything else follows from: a decimal calculator should store numbers as BCD — one decimal digit per 4-bit nibble. A standard byte-oriented CPU (Z80, 6502) fights that layout constantly. So I designed a small custom CPU in Verilog where 4 bits is the natural data width and memory is nibble addressable. What the project covers: - Custom CPU: Harvard architecture, 12-bit ISA, 8-state execution FSM, hardware stack guard with a…

More life & fun this month

the category →

Source: Show HN post ↗

Launched alongside, May 2017

the whole month →
  • Framer Design▲1,008

    Design, code and collaborate. Now all-in-one.

    Dev tools · 2017 · framer.com

  • Not Hotdog▲907

    An app that shows if your food is a hotdog 🌭

    Life & fun · 2017

  • Ludus Beta▲906

    A limitless presentation tool for designers.

    Work · 2017 · ludus.one

  • Startup Graveyard▲877

    History shouldn't have to repeat itself

    Life & fun · 2017 · startupgraveyard.io

  • Good Sales Emails▲813

    Best sales emails from great companies

    Growth · 2017 · goodsalesemails.com

  • Things 3.0▲757

    Complete revamp of the original, award-winning task manager

    Work · 2017 · culturedcode.com