Alternatives
Products that do what New Soldered NULA Series does
Development boards for makers, engineers, and innovators.
- 1FA
As part of a little research and also some fun I decided to try my hand at seeing how small of an ESP32 board I can make with functioning WiFi.
Nov 2025 · github.com
- 2
- 3IM
Hey HN! A few years ago someone kept trying to steal my motorcycle, so I decided to make a small camera with really long battery life to catch them. The hardware/software is totally open source, but the companion app only supports macOS currently. (I'm a big fan of native apps, and didn't want to block releasing on Linux/Windows support.) I wrote some blog posts about the process: PCB design: https://toaster.llc/blog/pcb Enclosure design: https://toaster.llc/blog/enclosure Image pipeline:…
2024 · toaster.llc
- 4
- 5
I grew frustrated with closed source ADS-B receivers a few years ago, and wanted to build a true low cost embedded ADS-B receiver from scratch for low power applications. I ended up developing a custom radio frontend that uses RP2040 PIO for Mode S preamble detection and demodulation, and also released the first open soruce implementation of UAT decoding on an RF MCU from TI (which works somewhat beyond the publicly stated specs for the chip). Today, ADSBee is a fully featured dual-band ADS-B receiver, with Mode S, ADSB, UAT ADSB, UAT TIS-B / FIS-B, a ton of configurable reporting…
11d ago · pantsforbirds.com
- 6
- 7
- 8MU
2020 · monitoror.com
- 9
- 10MA
RISC-V's compressed instruction (RVC) extension is intended as an add-on to the regular, 32-bit instruction set, not a replacement or competitor. Its designers intended RVC instructions to be expanded into regular 32-bit RV32I equivalents via a pre-decoder. What happens if we explicitly architect a RISC-V CPU to execute RVC instructions, and "mop up" any RV32I instructions that aren't convenient via a microcode layer? What architectural optimizations are unlocked as a result? "Minimax" is an experimental RISC-V implementation intended to establish if an RVC-optimized CPU is, in practice, any…
2022 · github.com
- 11
- 12ID
3D printing is such a fascinating field of technology, so a couple months ago, I decided to take a deep dive and learn how they actually work! This took me to one of my very first PCB projects, a small, cheap, 3D printer motherboard. While it's not the most cutting edge board, I learned a lot and I fully documented my process designing it (https://github.com/KaiPereira/Cheetah-MX4-Mini/blob/master/J...), so other people can learn from my mistakes! It runs off of an STM32H743 MCU, has 4 TMC stepsticks with UART/SPI configurations,…
Dec 2025 · github.com
- 13
- 14
- 15
- 16TA
Apr 2026 · github.com
- 17
A sensor board that gets your robot running in minutes
18d ago · nxs.aliensense.com
- 18
- 19
- 20
- 21
- 22PM
2014 · forum.espruino.com
- 23
Hi! me and my friends together built an 8 bit CPU implemented in Logisim purely from scratch. The control unit of this system does not implement the generic microcode ROM or any kind of RAM. This was made purely from discrete logic gates and coded the system to run different programs. key features: Custom 16-instruction Harvard ISA, 8-bit fixed format, 4 general purpose registers Hardwired control unit built entirely from AND/OR gate logic matrix Dual-phase clocking to eliminate race conditions Bootstrap Control Unit that cold-boots via ROM-to-RAM transfer Early-exit conditional…
Jun 2026 · github.com
- 24
Ranked by how close each launch is in meaning, then by votes. Refine with a description →