nowfound

Life & fun · November 1, 2022

Minimax – A Compressed-First, Microcoded RISC-V CPU

RISC-V's compressed instruction (RVC) extension is intended as an add-on to the regular, 32-bit instruction set, not a replacement or competitor. Its designers intended RVC instructions to be expanded into regular 32-bit RV32I equivalents via a pre-decoder. What happens if we explicitly architect a RISC-V CPU to execute RVC instructions, and "mop up" any RV32I instructions that aren't convenient via a microcode layer? What architectural optimizations are unlocked as a result? "Minimax" is an experimental RISC-V implementation intended to establish if an RVC-optimized CPU is, in practice, any…

Minimax – A Compressed-First, Microcoded RISC-V CPU launched on November 1, 2022 with 171 votes, #184 of 3,471 launches that month and more than 95% of that year's launches. The site was still online in September 2026, 3 years on.

Visit github.com ↗Alternativestop 5% of November 2022

In plain words

Minimax is an experimental RISC-V CPU implementation that prioritizes the compressed instruction set (RVC) as its primary execution format rather than treating it as an add-on. Instead of pre-decoding RVC instructions into standard 32-bit equivalents, Minimax executes them directly and handles other RV32I instructions through a microcode layer. The project explores whether this architecture yields simplifications compared to traditional RV32I cores. While it passes basic tests, it remains experimental and users should exercise caution before relying on it for production use.

written from the facts on this page · September 2026

From the sources

Minimax: a Compressed-First, Microcoded RISC-V CPU - gsmecher/minimax

In the maker’s words, at launch

RISC-V's compressed instruction (RVC) extension is intended as an add-on to the regular, 32-bit instruction set, not a replacement or competitor. Its designers intended RVC instructions to be expanded into regular 32-bit RV32I equivalents via a pre-decoder. What happens if we explicitly architect a RISC-V CPU to…

Does a similar job

all alternatives →
  • RISC-V core written in 600 lines of C892023 · github.com · ▲190

    32-bit RISC-V CPU in ~800 lines of C89. Contribute to mnurzia/rv development by creating an account on GitHub.

  • AR
    A RISC-V core in Racket2021 · guillaume.baierouge.fr · ▲122
  • IDE for Learning RISC-V2019 · github.com · ▲105

    RARS -- RISC-V Assembler and Runtime Simulator. Contribute to TheThirdOne/rars development by creating an account on GitHub.

  • MiniPCs.zip – Charting the Pareto frontier of Mini PCsJun 2026 · minipcs.zip · ▲115

    The overall idea is to chart out the thousands of Mini PCs by benchmark and reveal the Pareto Front so you can get the most Compute per Dollar. Definitely a labor of love as I have a number of Mini PCs for my "homelab" (TrueNAS, piHole, Plex, basic stuff). It uses Gemini to extract specs from listings (since they're not often strongly categorized). Quick blog post here: https://luke.zip/posts/pareto-pcs/

  • A pipelined RISC-V processor written in VHDL2015 · github.com · ▲65

    A pipelined RISCV implementation in VHDL. Contribute to inforichland/freezing-spice development by creating an account on GitHub.

  • RISC-V disassembler in 200 lines of C2020 · github.com · ▲29

    A minimal RISC-V RV32I disassembler. Contribute to andportnoy/riscv-disassembler development by creating an account on GitHub.

More life & fun this month

the category →

Source: Show HN post ↗ · launch text quoted in part

Launched alongside, November 2022

the whole month →
  • VEED.IO▲1,623

    Simple online video editing

    Growth · 2022 · veed.io

  • Meet your new partner in thought

    AI · 2022 · app.notion.com

  • Rewind▲1,420

    The search engine for your life

    AI · 2022 · rewind.ai

  • I made a thing! In 2014, I was holding a stack of iPhones and thought to myself: "Hey, if I had each phone display a playing card, I could click a button and they'd shuffle themselves" I pared that idea all the way down to this: trading cards made of e-ink displays. Right now, each card costs me about $20 each, but with only a bit more scale, I think I can get that down to $10. In doing this project, I learned how to design electronics and circuit boards. I learned Rust and wrote my first driver, I upped my CAD skills, 3D printed, and did my first resin casting. I generated the images on the…

    Dev tools · 2022 · wyldcard.io

  • Taplio▲1,004

    The all-in-one tool to grow your personal brand on LinkedIn

    Growth · 2022 · taplio.com

  • Catch beautiful sights, finish your work before sunset

    Work · 2022