Dev tools · alternatives · 2026
24 alternatives to Reverse-engineered the FPGA bitstream using Claude Code
A physical-aware routing codec for Intel Cyclone IV FPGAs. - 14sea/Cyclone_CRAM_Mapper
Below are 24 products that do a similar job, ranked by how close each is in meaning and then by launch-day votes.
- 1AT
A 3.16M-parameter INT4 transformer running entirely in the on-chip memory of a Xilinx Kria KV260. Zero DRAM in the token loop, 59,965 tok/s on the fabric, bit-exact. Chat with it live.
Aug 2026 · mikeayles.com · its alternatives →
- 2
I built MCP servers for my oscilloscope and SPICE simulator so Claude Code can close the loop between simulation and real hardware.
Apr 2026 · lucasgerads.com · its alternatives →
- 3AP
One memory, not one per tool. Cog gives AI agents a shared, structured memory layer using plain-text files — portable across Claude Code, Codex, Cursor, Gemini CLI, Windsurf, Copilot, and more.
Mar 2026 · lab.puga.com.br · its alternatives →
- 4
Bitwise operations and conversions to hexadecimals
2016 · flippybitandtheattackofthehexadecimalsfrombase16.com · its alternatives →
- 5
Haskell for FPGA Hardware Design: Use abstractions like monads and lenses to implement 1970
2021 · unsafeperform.io · its alternatives →
- 6
A digital logic simulation written in C. Contribute to rzscheck/logic development by creating an account on GitHub.
2020 · github.com · its alternatives →
- 7IJ
2019 · docs.inaccel.com · its alternatives →
- 8
DAN64 is a open software and open hardware project to build an 8-bit microcomputer using an AVR microcontroller.
2015 · usebox.net · its alternatives →
- 9
It is based on phase noise, consumes less than 60 LUT4s/FFs and achieves up to 7.99 bits of entropy per byte. Feel free to comment if you have any questions, ideas or thoughts :)
2023 · github.com · its alternatives →
- 10
Learn digital hardware design in the browser: write VHDL and SystemVerilog, simulate, read waveforms, and synthesize to a netlist. No installation required.
Jul 2026 · risingedge.pro · its alternatives →
- 11FE
2015 · excamera.com · its alternatives →
- 12WR
2019 · kickstarter.com · its alternatives →
- 13
A new programming language rooted in Pure Mathematics
2025 · leetarxiv.substack.com · its alternatives →
- 14
A soft-core FPGA replica of the Saab CK37 — the world's first IC-based airborne computer, rebuilt from the original 1963 FMV maintenance manual and running a PID navigation loop in the original Q1.25 assembly. Target: OrangeCrab r0.2 (ECP5-25F) - FormerLab/ck37-core
Mar 2026 · github.com · its alternatives →
- 15
A compiler and IDE for the Luon programming language - a liaison beween Lua and Oberon+ - targeting LuaJIT - Luon/testcases/Smalltalk80 at master · rochus-keller/Luon
2024 · github.com · its alternatives →
- 16
Finally finished my little CPU project, RISCY-V02. I built it (with Claude) to challenge the notion that the 6502 was a "local optimum" in its transistor budget. Given the constraints of 1970s home computers (~1 MHz DRAM, so raw clock speed doesn't help), could RISC have been a better design choice? This design argues yes: pipelining, barrel shifters, and more registers beat microcode PLAs, questionable addressing modes, and hardware BCD. Highlights: 8x 16-bit general-purpose registers (vs 3x 8-bit on 6502) 2-stage pipeline (Fetch/Execute) with speculative fetch 61 fixed 16-bit…
Mar 2026 · github.com · its alternatives →
- 17
This project demonstrates DSP capabilities of Terasic DE2-115 - Goshik92/FFTVisualizer
2016 · github.com · its alternatives →
- 18
C, Assembly, and Program Execution on Intel® 64 Architecture
2017 · amazon.com · its alternatives →
- 19
A finite-state machine library for the Go programming language - calebwin/go-sm
2018 · github.com · its alternatives →
- 20
Multi-FPGA Usable Newbie Chips — simple LED blinky for Tang Nano, Arty, Nexys, SuperStation with open toolchain CI and release artifacts - guilt/munch
9d ago · github.com · its alternatives →
- 21VP
2016 · fpgasite.net · its alternatives →
- 22
This is a personal project I've been working on and off for the past few years. It's a set of tools that have allowed me to prototype quickly small (and increasingly bigger) kernels, and create userspace programs to interact with them. Supports riscv64, amd64 and i386. The intel port has been tested and used on real hardware, from big dual-socket Xeon machines to an old X220. It is all C, I have plan to make rust bindings for the kernel library. But again, they're plans at this stage. Porting to new architectures is relatively simple, a basic port to riscv took me a couple of weeks of…
2024 · github.com · its alternatives →
- 23
ultra low latency graph based stream processing framework - wingfoil-io/wingfoil
Dec 2025 · github.com · its alternatives →
- 24PA
2019 · medium.com · its alternatives →
Also compare
- A tiny LLM running at 21,000 tok/s on a $250 FPGA (Live Demo) alternatives
- SPICE simulation → oscilloscope → verification with Claude Code alternatives
- A plain-text cognitive architecture for Claude Code alternatives
- Flippy Bit And The Attack Of The Hexadecimals alternatives
- Retrocomputing with Clash: Haskell for FPGA Hardware Design alternatives
- 8-bit CPU simulator in C alternatives
Ranked by how close each launch is in meaning, then by votes. Prices were read from each product’s own site when checked and can change. Refine with your own description →